IBM and Siemens Join Forces to Master 3D Nanostack Chips for AI's Future

Context mode is active. Hover over any highlighted term to see its definition. Click a nested term to go deeper.
In a move set to redefine the future of microchips, IBM and Siemens have just announced a major research collaboration to accelerate the development of IBM's groundbreaking nanostack transistor architecture. This partnership aims to overcome the complex hurdles in designing and manufacturing these revolutionary 3D chips, which promise to deliver unprecedented performance and energy efficiency crucial for advanced artificial intelligence (AI) and high-performance computing (HPC). IBM first unveiled its nanostack design earlier this year, showcasing a 3D architecture that vertically stacks and staggers nearly 100 billion transistors in a fingernail-sized space at the 7-angstrom node. This innovative approach allows for diverse material combinations within each stacked layer, independently optimizing performance and power usage. Siemens brings its powerful Electronic Design Automation (EDA) tools, process simulation, and lithography optimization expertise to the table, essential for tackling manufacturing challenges beyond the current 7-angstrom node and preparing nanostack for large-scale production. The industry is aggressively pursuing 3D integration as traditional 2D scaling faces physical limits, with rivals like Intel, Samsung, and TSMC also exploring similar stacked-transistor technologies. Looking ahead, IBM plans to release an early research and development Process Design Kit (PDK) for its 7-angstrom nanostack technology in the first quarter of 2027. This will allow chip designers to start exploring the architecture's potential, despite ongoing challenges like heat management, manufacturing costs, and achieving precise alignment and high production yields. This collaboration is a critical step in ensuring that the relentless demand for more powerful, efficient chips, especially for generative AI applications, can be met, effectively extending the spirit of Moore's Law into a new dimension. The race to master 3D chip design is heating up, and the next few years will reveal who truly leads the charge.